


EPC2001C – Enhancement Mode Power Transistor

 $V_{DS}, 100\text{ V}$
 $R_{DS(on)}, 7\text{ m}\Omega$
 $I_D, 36\text{ A}$

NEW PRODUCT



Gallium nitride is grown on silicon wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.



EPC2001C eGaN® FETs are supplied only in passivated die form with solder bars

Applications

- High Speed DC-DC conversion
- Class-D Audio
- High Frequency Hard-Switching and Soft-Switching Circuits

Benefits

- Ultra High Efficiency
- Ultra Low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

Maximum Ratings

V_{DS}	Drain-to-Source Voltage (Continuous)	100	V
	Drain-to-Source Voltage (up to 10,000 5ms pulses at 150°C)	120	V
I_D	Continuous ($T_A = 25^\circ\text{C}$, $R_{\theta JA} = 7.3$)	36	A
	Pulsed (25°C , $T_{\text{pulse}} = 300\ \mu\text{s}$)	150	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
T_J	Operating Temperature	-40 to 150	°C
T_{STG}	Storage Temperature	-40 to 150	

Static Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0\text{ V}, I_D = 300\ \mu\text{A}$	100		V	
I_{DSS}	Drain Source Leakage	$V_{GS} = 0\text{ V}, V_{DS} = 80\text{ V}$	100	250	μA	
I_{GSS}	Gate-Source Forward Leakage	$V_{GS} = 5\text{ V}$	1	5	mA	
	Gate-Source Reverse Leakage	$V_{GS} = -4\text{ V}$	0.1	0.25		
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 5\text{ mA}$	0.8	1.4	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5\text{ V}, I_D = 25\text{ A}$		5.6	7	$\text{m}\Omega$
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5\text{ A}, V_{GS} = 0\text{ V}$		1.7		V

All measurements were done with substrate shorted to source.

Thermal Characteristics

		TYP	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction to Board	2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	54	°C/W

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.

Dynamic Characteristics (T_J = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{ISS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 50 V		770	900	pF
C _{OSS}	Output Capacitance			430	650	
C _{RSS}	Reverse Transfer Capacitance			10	15	
R _G	Gate Resistance			0.3		Ω
Q _G	Total Gate Charge	V _{DS} = 50 V, V _{GS} = 5 V, I _D = 25 A		7.5	9	nC
Q _{GS}	Gate-to-Source Charge	V _{DS} = 50 V, I _D = 25 A		2.4		
Q _{GD}	Gate-to-Drain Charge			1.2	2	
Q _{G(TH)}	Gate Charge at Threshold				1.6	
Q _{OSS}	Output Charge	V _{GS} = 0 V, V _{DS} = 50 V		31	45	
Q _{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics




Figure 3: R_{DS(on)} vs. V_{GS} for Various Currents




Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures




Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance vs. Temperature





Figure 9: Normalized Threshold Voltage vs. Temperature



All measurements were done with substrate shorted to source.

Figure 10: Gate Current




Figure 11: Transient Thermal Response Curves







Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION

4mm pitch, 12mm wide tape on 7" reel




Dimension (mm)	EPC2001C (note 1)		
	target	min	max
a	12.0	11.7	12.3
b	1.75	1.65	1.85
c (note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (note 2)	2.00	1.95	2.05
g	1.5	1.5	1.6

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.
 Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2001C	2001	YYYY	ZZZZ


DIE OUTLINE

Solder Bar View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	4075	4105	4135
B	1602	1632	1662
c	1379	1382	1385
d	577	580	583
e	235	250	265
f	195	200	205
g	400	400	400


Side View



RECOMMENDED LAND PATTERN

(units in μm)

The land pattern is solder mask defined.



- Pad no. 1 is Gate;
- Pads no. 3, 5, 7, 9, 11 are Drain;
- Pads no. 4, 6, 8, 10 are Source;
- Pad no. 2 is Substrate.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Information subject to change without notice.

Revised October 2014